Hector Erives, Ph.D., P.E.
Associate Professor
EE 231 Digital Electronics Lab
Syllabus

Lab Schedule:
Number Title
Lab 0 Wire Wrapping Project: Counter Board
Lab 1 HCMOS Logic Family
Lab 2 Review of Lab 0 and Intro to DE0-Nano

Introduction to Verilog HDL and Quartus
Lab 3 Decoders and Multiplexers
Lab 4 4-Bit Adder/Subtractor
Lab 5 Arithmetic Logic Unit
Lab 6 Debouncing Switches
Lab 7 Sequential Circuits
Lab 8 Registers
Lab 9 Computer control Unit
Lab 9 Computer control Unit
Lab 10 Build a Computer
Constants file required for LAB 10
Memory file required for LAB 10
Make-up week
Last Modified: August 2014