Homework Assignment 7
Due Oct. 17, 2008

1. Problem 5.1
2. Problem 5.2
3. Problem 5.3
4. Problem 5.6
5. Problem 5.7
6. Problem 5.8
7. Write a Verilog module to implement the circuit of Figure P5.7 on Page 236.